Delay analysis of UDSM CMOS VLSI circuits
نویسندگان
چکیده
منابع مشابه
Probabilistic Simulation for Reliability Analysis of CMOS VLSI Circuits by
A novel current-estimation approach is developed to support the analysis of electromigration failures in power supply and ground busses of CMOS VLSI circuits. It uses the original concept of probabilistic simulation to e ciently generate accurate estimates of the expected current waveform required for electromigration analysis. As such, the approach is pattern-independent and relieves the desig...
متن کاملProbabilistic simulation for reliability analysis of CMOS VLSI circuits
A novel current-estimation approach is developed to support the analysis of electromigration failures in power supply and ground busses of CMOS VLSI circuits. It uses the original concept of probabilistic simulation to e ciently generate accurate estimates of the expected current waveform required for electromigration analysis. As such, the approach is pattern-independent and relieves the desig...
متن کاملDelay Models for CMOS Circuits
Four di erent CMOS inverter delay models are derived and compared. It is shown that inverter delay can be estimated with fair accuracy over a wide range of input rise times and loads as the sum of two terms, one proportional to the input rise time, and one proportional to the capacitive load. Methods for estimating device capacitance from HSPICE parameters are presented, as well as means of inc...
متن کاملCrosstalk Delay Analysis in Very Deep Submicron VLSI Circuits
The evolution of Integrated Circuit designing has been a real game changer in the field of VLSI system in the past quarter century. Very deep sub-micron (VDSM) technologies embracing sub-100nm wafer design technologies, to take advantage of the superior integration possibilities. At these technologies, many phenomena affect gate, path delay or wire delays. Now a days, crosstalk noise or crossta...
متن کاملImproved Delay and Current Models for Estimating Maximum Currents in CMOS VLSI Circuits
Excessive voltage drops in power and ground (P&G) buses of CMOS VLSI circuits can severely degrade both design reliability and performance. Maximum current estimates are needed in the circuit to accurately determine the impact of these problems. In [1], a pattern-independent, linear time algorithm (iMax) is described that is very e ective in estimating the maximum current waveforms at various c...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Procedia Engineering
سال: 2012
ISSN: 1877-7058
DOI: 10.1016/j.proeng.2012.01.844